Resistors


OBSOLETE



Wire Bondable **Resistor Network Arrays**

Chip Network Array Series

- Absolute tolerances to ±0.1%
- Tight TCR tracking to ±5ppm/°C
- Ratio match tolerances to ±0.05%
- Ultra-stable tantalum nitride resistors





All parts are Pb-free and comply with EU Directive 2011/65/EU amended by (EU) 2015/863 (RoHS3)

IRC's TaNSil® network array resistors are ideally suited for applications that demand a small footprint. The small wire bondable chip package provides higher component density, lower resistor cost and high reliability.

The tantalum nitride film system on silicon provides precision tolerance, exceptional TCR tracking and low cost. Excellent performance in harsh, humid environments is a trademark of IRC's self-passivating TaNSil® resistor film.

For applications requiring high performance resistor networks in a low cost, wire bondable package, specify IRC network array die.

Electrical Data

		Isolated Bussed							
Resistance Range		10 Ω to 2.5M Ω	10 Ω to 1.25M Ω						
Absolute Tole	ance	to ±0.1%							
Ratio Tolerano	e to R1	to ±0.05%	to ±0.1%						
Absolute TCR		to ±25ppm/°C							
Tracking TCR		to ±5ppm/°C							
Element Powe	r Rating	100mW @ 70°C	50mW @ 70°C						
Package Powe	er Rating	8-Pad 400mW @ 70°C 16-Pad 800mW @ 70°C 24-Pad 1.0W @ 70°C							
Rated Operation (not to exceed		100V							
Operating Temperature		-55°C to +150°C							
Noise		<-30dB							
Substrate Mat	erial	Oxidized Silicon (10KÅ SiO ₂ minimum)							
Substrate Thickness		0.016″ ±0.001 (0.406mm ±0.01)							
Bond Pad	Aluminum	10KÅ minimum							
Metallization	Gold ¹	15KÅ minimum							
Backside		Silicon (gold available¹)							
Passivation		Silicon Dioxide or Silicon Nitride							


Note 1: Not recommended for new designs

TCR/Inspection Code Table

Absolute TCR	Commercial Code	MIL Inspection Code*						
±300ppm/°C	00	04						
±100ppm/°C	01	05						
±50ppm/°C	02	06						
±25ppm/°C	03	07						

*Notes: Product supplied to Class H of MIL-PRF 38534 include 100% visual inspection

Power Derating Data



OBSOLETE



Chip Network Array Series

Manufacturing Capabilities Data


		Isolated sc	hematic A		Bussed schematic B							
Absolute TCR range (±ppm/°C) (Ω) Available ratio tolerances tolerances (±ppm/°C)		Ohmic range (Ω)	Available tolerances	Available ratio tolerances	Best TCR tracking (±ppm/°C)							
	10 - 25	FGJ	FG	50	10 - 25	FGJ	FG	200				
	26 - 50	DFGJ	CDF	10	26 - 50	FGJ	DFG	100				
200	51 - 200	CDFGJ	CDFG	5	51 - 100	DFGJ	CDFG	50				
300	201 - 2.5M	BCDFGJ	ABCDFG	5	101 - 200	DFGJ	BCDFG	25				
				^	201 - 500	BCDFGJ	BCDFG	20				
					501 - 1.25M	BCDFGJ	ABCDFG	5				
	26 - 50	DFGJ	CDFG	10	26 - 50	FGJ	DFG	100				
	51 - 200	CDFGJ	CDFG	5	51 - 100	DFGJ	CDFG	50				
100	201 - 2.5M	BCDFGJ	ABFG	5	101 - 200	DFGJ BCDFG		25				
					201 - 500	BCDFGJ	BCDFG	20				
					501 - 350K	BCDFGJ	ABCDFG	5				
	26 - 50	DFGJ	CDFG	10	51 - 100	DFGJ	DFGJ CDFG					
50	51 - 200	CDFGJ	CDFG	5	101 - 200	DFGJ BCDFG		25				
50	201 - 2.5M	BCDFGJ	ABFG	5	201 - 500	BCDFGJ	BCDFG	20				
					501 - 1.25M	BCDFGJ	ABCDFG	5				
25	51 - 200	CDFGJ	CDFG	5	201 - 500	BCDFGJ	BCDFG	20				
25	201 - 2.5M	BCDFGJ	ABFG	5	501 - 1.25M	BCDFGJ	ABCDFG	5				





Chip Network Array Series

Physical Data




OBSOLETE



Chip Network Array Series

Physical Data



Environmental Data

Test	Method	Max ∆R	Typical ∆R			
Thermal Shock	MIL-STD-202 Method 107 Test condition F	±0.1%	±0.02%			
High Temperature Exposure	MIL-STD-883 Method 1008 150°C, 1000 hours	±0.1%	±0.05%			
Low Temperature Storage	-55°C, 1000 hours	±0.03%	±0.01%			
Life	MIL-STD-202 Method 108 70°C, 1000 hours	±0.5%	±0.01%			
Life at Elevated Temperature	MIL-STD-202 Method 108 125°C, 1000 hours	±0.5%	±0.05%			

Ordering Data

Prefix · · · · · · · · ·	WBD	D	SS8	-	В	-[01	-	100)2	-	F]-	В
Style					:		:		:			•		:
DSS4 = 8-pad Network					:		:		:			:		•
DSS8 = 6-pad Network							•		:			:		:
DQSC = 24-pad Network					:		:					:		
a do a - 2 i pad i iotiioiit							•					•		:
Schematic and Termi	nation				:		:		:			:		:
A = Isolated; B = Bussed	nation				•		•		•			•		•
A = ISOIdleu, D = Dusseu							:		:			:		:
									•			٠		•
TCR/Inspection Code	• • • • •	• •	• • •	• •	• •	•	••		:			:		:
Reference TCR/Inspection	n Code Ta	ble							•			٠		•
									:			:		:
												:		
Resistance Code · · ·	• • • • •	• •	• • •	• •	• •	•	• •	• •	• ••			•		•
4-Digit Resistance Code												:		:
Ex: $1002 = 10K\Omega$, $50R1 = 50.1$	1Ω											٠		•
												:		:
Absolute Tolerance C	ode • •													
$J = \pm 5\%$; $G = \pm 2\%$; $F = \pm 1\%$;														•
$D = \pm 0.5\%$; $C = \pm 0.25\%$; $B = \pm 0.25\%$	0.1%													:
														٠
Ratio Tolerance Code	(ontio	nal`	٠											:
G = ±2%; F = ±1%; D = ±0.5%;		iiui,												
$C = \pm 0.25\%$; $B = \pm 0.1\%$; $A = 0.0$														
$C = \pm 0.25\%, B = \pm 0.1\%, A = 0.0$	UO 76													
Deelsesins														
Packaging														

Standard packaging is 2" x 2" chip tray. For additional information or to discuss your specific requirements, please contact our Applications Team using the contact details below.